verilog HDLBits刷题[Finite State Machines]“Fsm1”---Simple FSM1(asynchronous reset)
1、题目
This is a Moore state machine with two states, one input, and one output. Implement this state machine. Notice that the reset state is B.
This exercise is the same as fsm1s, but using asynchronous reset. 2、分析
Moore 有限状态机：输出只…
2026/7/26 0:05:54
阅读更多
![verilog HDLBits刷题[Finite State Machines]“Fsm1”---Simple FSM1(asynchronous reset)](http://pic.xiahunao.cn/yaotu/verilog HDLBits刷题[Finite State Machines]“Fsm1”---Simple FSM1(asynchronous reset))
